Advanced Transistor Nodes: Basic module realization for data security
Keywords:Body Biasing, Decoder, FinFET, Source Biasing
In this research paper, we planned a low leakage power and high speed decoder for memory cluster application and proposed modern four strategies. In this paper, the collation of source predisposition decoder, source coupling decoder, body bias decoder and cluster decoder are planned and analyzed for memory cluster application. The plan is recreated utilizing Cadence virtuoso with 20nm innovation. The parameters of 3 to 8 decoders designed at 20 nm FinFET nodes using Cadence Virtuoso.
How to Cite
Copyright (c) 2023 International Journal of communication and computer Technologies
This work is licensed under a Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International License.