1.
Pandian P, Sakthivel K, Alavudeen K, Priya R. A LOW POWER EFFICIENT DESIGN OF FULL ADDER USING TRANSMISSION GATES. Int J Comm comp Tech [Internet]. 2023 May 20 [cited 2024 Nov. 23];5(1):1-5. Available from: https://ijccts.org/index.php/pub/article/view/45