[1]
P. Pandian, K. Sakthivel, K. Alavudeen, and R. Priya, “A LOW POWER EFFICIENT DESIGN OF FULL ADDER USING TRANSMISSION GATES”, Int J Comm comp Tech, vol. 5, no. 1, pp. 1–5, May 2023.