[1]
R. D, “Analysis on FPGA Designs of Parallel High Performance Multipliers”, Int J Comm comp Tech, vol. 2, no. 1, pp. 11–18, May 2023.