Research Article

Advanced Transistor Nodes: Basic module realization for data security

A. FRATKIN¹, F. KAIDANOV², W. SCHAPIRA³, G. SHAVIV⁴

^{1,2,3,4}Department of Electrical and Computer Engineering, Ben-Gurion University, Beer Sheva, Israel Email: frantkin.a@gmail.com¹, kaidanov.f@gmail.com², gshaviv@gmail.com⁴ Received: 04.08.22, Revised: 11.09.22, Accepted: 18.10.22

ABSTRACT

In this research paper, we planned a low leakage power and high speed decoder for memory cluster application and proposed modern four strategies. In this paper, the collation of source predisposition decoder, source coupling decoder, body bias decoder and cluster decoder are planned and analyzed for memory cluster application. The plan is recreated utilizing Cadence virtuoso with 20nm innovation. The parameters of 3 to 8 decoders designed at 20 nm FinFET nodes using Cadence Virtuoso.

Keywords: Body Biasing; Decoder; FinFET; Source Biasing.

Introduction

The increase in demand of ultra-high-speed processors, lower power consumptions of integrated circuits and smaller dimensions has evolved the technology scaling and challenging issues for the designers. FinFET built on single walled semiconducting are been leading to complement Silicon and extended CMOS technology scaling at sub-18nm technology nodes [1]-[14].

The FinFETs was introduced by Tans to demonstrate a specialized switching ways and made the FinFETs in research progressions. In earlier FiNFETs are back ended that involves the design of strips parallelly on a metal over a silicon diode substrate in random pattern depositing silicon on top. The FinFETs of two metal strips ae formed consists of the preconditions of field effect transistor. The metal strip one is 'source' and second is 'drain' makes the contact ends. A metal contact is made on back which is used as gate oxide is of silicon oxide substrate [15]-[23].

To increase the device performance FinFET has designed with top-gated structure. The structure is made by using FinFET on oxidized wafer. High resolution beam lithography is used to isolate source and drain contacts. At the top of the nano tube a thin top-gate dielectric is deposited by using atomic layer deposition or evaporation. Eventually the top gate contact on gate dielectric [24]-[29].

In the design process the combinational circuit is considered that is the binary decoder which is a combinational logic circuit that converts n coded binary inputs to the 2n outputs. The combinational circuits have many applications like data multiplexing, demultiplexing, seven segment display, encoder and memory address decoding [30]-[36].

In the VLSI system power consumption is an important consideration. Here is the normal 3:8 decoder constructed using NAND gate and for the complimentary operation Inverter test bench is used. There are different colors used for indicating the terminals. The ground terminal is indicated by green color line, Vdd terminal is indicated by pink color line. The A, B, C are the inputs and the DO to D7 are output terminals indicated by blue colors [37]-[39].

The 3:8 decoder is constructed using NAND gate and for the complementary operation inverter test bench is used, the operation of decoder is when the input is ABC=100 the D3 line becomes zero NAND all other lines become one. The leakage current is reduced by connecting a sleep transistor with NAND gate.

The cluster technique is used in the conventional circuits because here sleep transistors are not used instead of that a common gate is utilized which is associated among all NAND gates to the ground terminal. This method is utilized to decrease the region and to work the decoder as same as ordinary decoder.

Proposed Circuit: Design and Realization



Fig. 1. Decoder block diagram using NAND gates.

Considered that is the binary decoder as shown in Fig. 1, which is a combinational logic circuit that converts n coded binary inputs to the 2n outputs. The

combinational circuits have many applications like data multiplexing, demultiplexing, seven segment display, encoder and memory address decoding.



Fig. 2. Source coupling NAND circuit.

In the VLSI system power consumption is an important consideration. Here is the normal by using NAND gates 3:8 decoder is designed. for the AND gates 3:8 decoder is designed. Source coupling NAND is given in Fig. 3.



Fig. 3. Schematic of 3-input NAND gate.



Fig. 4. Body biasing technique.

The 3:8 decoder is constructed using NAND gate and for the complementary operation inverter test bench is used, the operation of decoder is when the input is ABC=100 the D3 line becomes zero NAND all other lines become one. The leakage current is reduced by connecting a sleep transistor with NAND gate as shown in Fig. 4.



Fig. 5. Block diagram of 3 to 8 decoder using source coupled NAND gates.

The cluster technique is used in the conventional circuits because here sleep transistors are not used instead of that a common gate is used which is connected among all NAND gates to the ground terminal. This technique is used to reduce the area and to work the decoder as same as normal decoder.

The circuit is like the cluster circuit the one difference is body biasing circuit is used instead of sleep transistor. The Threshold voltage of the transistor is modified by the body terminal of the biasing circuit.



Fig. 6. Source biasing circuit.

In the above circuit source bias circuit is used instead of sleep transistor. The common input is connected to the voltage supply, the output of inverter is connected to the source terminal and the body terminal is grounded. Sleep transistor threshold voltage is used to

control the source terminal which in turn controls the output of invertor circuit.

This source coupled strategy the third terminal of NAND gate is associated to the inverter circuit input,

source terminal of NMOS is associated to inverter circuit.



Fig. 7. Biasing without any sleep transistor.

Design of Efficient Decoder circuit consists of following techniques:

- The Decoder circuit designed without utilizing sleep transistor using NAND gate
- The Decoder circuit designed utilizing sleep transistor using NAND gate
- The Decoder circuit designed utilizing Cluster circuit using NAND gate
- The Decoder circuit designed utilizing body biasing circuit using NAND gate
- The Decoder circuit designed utilizing gate source biasing circuit using NAND gate

Simulation Results

The standard decoder modules are implemented on Cadence virtuoso using 20nm FinFET nodes. The corresponding results of the designs exhibited very good improvements compare to their counterparts and the sample transient response of the conventional 3 to 8 decoder is presented in Fig. 1.



Fig. 8. Transient response of circuit shown in Fig. 1.



Fig. 9. Layout of circuit shown in Fig. 1.

The optimized area of the 3 to 8 decode is shown in Fig. 9 with the size of 8.74 μ m².

Conclusion

In this proposed method the decoder circuit presented with two techniques that are cluster technique and source coupled technique. The FinFET has better control over channel (creation and construction/ group of objects), have better values of threshold, high electron ability to move around, current density, linearity and transconductance.

In different decoder design techniques, the cluster technique and source coupled technique are the better techniques for memory array application, where the source biasing decoder circuit configuration fulfills all the requirements. The circuit speed has been increased as compared to other techniques, this has less delay which is good for decoder designing in row and column. In the proposed Body biasing technique and clustering technique have four percentage improvements in dynamic power and Dynamic energy, twenty nine percentage improvements in delay calculation. There is an improvement of eleven percentages in static energy in the body biasing technique and leakage current.

References

- Kim YB, "Integrated circuit design based on carbon nanotube field effect transistor," Transactions on Electrical and Electronic Materials, 2011, vol. 12, no. 5, pp. 175-88.
- Vijay, Vallabhuni, Chandra S. Pittala, A. Usha Rani, Sadulla Shaik, M. V. Saranya, B. Vinod Kumar, RES Praveen Kumar, and Rajeev R. Vallabhuni, "Implementation of Fundamental Modules Using Quantum Dot Cellular Automata," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 12-19.
- 3. P. Ashok Babu, P. Sridhar, and Rajeev Ratna Vallabhuni, "Fake Currency Recognition System Using Edge Detection," 2022 Interdisciplinary Research in Technology and Management (IRTM), Kolkata, India, February 24-26, 2022, pp. 1-5.
- Koteshwaramma, K. C., Vallabhuni Vijay, V. Bindusree, Sri Indrani Kotamraju, Yasala Spandhana, B. Vasu D. Reddy, Ashala S. Charan, Chandra S. Pittala, and Rajeev R. Vallabhuni, "ASIC Implementation of An Effective Reversible R2B Fft for 5G Technology Using Reversible Logic," Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 5-13.
- Kancharapu 5. Vijay, Vallabhuni, Chaitanya, Chandra Shaker Pittala, S. Susri Susmitha, J. Tanusha, S. China Venkateshwarlu, and Rajeev Ratna Vallabhuni, "Physically Unclonable Functions Using Two-Level Finite State Machine," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 33-41.

- Vijay, Vallabhuni, M. Sreevani, E. Mani Rekha, K. Moses, Chandra S. Pittala, KA Sadulla Shaik, C. Koteshwaramma, R. Jashwanth Sai, and Rajeev R. Vallabhuni, "A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 27-32.
- Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Low power based optimal design for FPGA implemented VMFU with equipped SPST technique," National Conference on Emerging Trends in Engineering Application (NCETEA-2011), India, June 18, 2011, pp. 224-227.
- 8. Vallabhuni Vijay, and Avireni Srinivasulu, "A Novel Square Wave Generator Using Second Generation Differential Current Conveyor," Arabian Journal for Science and Engineering, vol. 42, iss. 12, 2017, pp. 4983-4990.
- 9. Gollamandala Udaykiran Bhargava, Vasujadevi Midasala, and Vallabhuni Rajeev Ratna, "FPGA implementation of hybrid recursive reversable box filter-based fast adaptive bilateral filter for image denoising," Microprocessors and Microsystems, vol. 90, 2022, 104520.
- 10. Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, Vallabhuni Vijay, Usha Rani Anam, Kancharapu Chaitanya, "Numerical analysis of various plasmonic MIM/MDM slot waveguide structures," International Journal of System Assurance Engineering and Management, 2022.
- 11. Chandra Shaker Pittala, Vallabhuni Vijay, B. Naresh Kumar Reddy, "1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications," Silicon, 2022. https://doi.org/10.1007/s12633-022-02016-8.
- M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, M. Sreevani, S. Swathi, S. Sushma, Vallabhuni Vijay, "A VLSI design of clock gated technique based ADC lockin amplifier," International Journal of System Assurance Engineering and Management, 2022, pp. 1-8. https://doi.org/10.1007/s13198-022-01747-6
- 13. B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Srinivasan, S. Thenmalar, and R. Kanimozhi, "Disease prediction based retinal segmentation using bi-directional ConvLSTMU-Net," Journal of Ambient Intelligence and Humanized Computing, 2021, pp. 1-10. https://doi.org/10.1007/s12652-021-03017-y
- 14. Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, M. Saritha, M. Lavanya, S. China Venkateswarlu and Μ. Sreevani, "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," International Journal of System Assurance Engineering and Management, vol. 12, iss. 6, 2021, pp. 1173-1179.

- 15. S. Swathi, S. Sushma, C. Devi Supraja, V. Bindusree, L. Babitha and Vallabhuni Vijay, "A Hierarchical Image Matting Model for Blood Vessel Segmentation in Retinal Images," International journal of system assurance engineering and management, vol. 13, iss. 3, 2022, pp. 1093-1101.
- 16. Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, "Road Identification Through Efficient Edge Segmentation Based on Morphological Operations," Traitement du Signal, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
- 17. M. Lavanya, Malla Jyothsna Priya, Ponukumatla Janet, Kavuluri Pavan Kalyan, and Vijay Vallabhuni, "Advanced 18nm FinFET Node Based Energy Efficient and High-Speed Data Comparator using SR Latch," International Conference On Advances In Signal Processing And Communication Engineering (ICASPACE 2021), Hyderabad, India, July 29-31, 2021.
- J. Sravana, K.S. Indrani, Sankeerth Mahurkar, M. Pranathi, D. Rakesh Reddy, and Vijay Vallabhuni, "Optimised VLSI Design of Squaring Multiplier using Yavadunam Sutra through Deficiency Bits Reduction," International Conference On Advances In Signal Processing And Communication Engineering (ICASPACE 2021), Hyderabad, India, July 29-31, 2021.
- 19. L. Babitha, U. Somanaidu, CH. Poojitha, K. Niharika, V. Mahesh, and Vallabhuni Vijay, "An Efficient Implementation of Programmable IIR Filter for FPGA," 1st International Conference on Innovations in Signal Processing and Embedded systems (ICISPES-2021), Hyderabad, India, October 22-23, 2021.
- 20. K. C. Koteswaramma, Ande Shreya, N. Harsha Vardhan, Kantem Tarun, S. China Venkateswarlu, and Vallabhuni Vijay, "ASIC Implementation of division circuit using reversible logic gates applicable in ALUs," 1st International Conference on Innovations in Signal Processing and Embedded systems (ICISPES-2021), Hyderabad, India, October 22-23, 2021.
- 21. Vallabhuni Vijay, J. Sravana, K.S. Indrani, G. Ajitha, A. Prashanth, K. Nagaraja, K.C. Koteswaramma, C. Radhika, M. Hima Bindu, N. "A SYSTEM Manjula, FOR CONTROLLING POSITIONING ACCORDING TO MOVEMENT OF TERMINAL IN WIRELESS COMMUNICATION BASED ON AI INTERFACE," The Patent Office Journal No. 50/2021, India. Application No. 202141055995 A.
- 22. Dr. L.V. Narasimha Prasad, Dr. Vijay Vallabhuni, Dr. S. China Venkateswarlu, Dr. V. Vhandra Jagan Mohan, Ms. P. Sruthilaya, Mr. K. Tarun Kumar, Mr. B. Raju, Mr. P. Ravinder, "Garbage Collector with Smart Segregation and Method of Segregation Thereof," The Patent Office Journal

No. 04/2022, India. Application No. 202141062270 A.

- Sravana, J., K. S. Indrani, M. Saranya, P. Sai Kiran, C. Reshma, and Vallabhuni Vijay, "Realisation of Performance Optimised 32-Bit Vedic Multiplier," Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 14-21.
- 24. V. Vijay, J. Prathiba, S. Niranjan Reddy, V. Raghavendra Rao, "Energy efficient CMOS Full-Adder Designed with TSMC 0.18µm Technology," International Conference on Technology and Management (ICTM-2011), Hyderabad, India, June 8-10, 2011, pp. 356-361.
- 25. Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Optimal design of VLSI implemented Viterbi decoding," National conference on Recent Advances in Communications & Energy Systems, (RACES-2011), Vadlamudi, India, December 5, 2011, pp. 67-71.
- 26. Ratna, Vallabhuni Rajeev, and Ramya Mariserla. "Design and Implementation of Low Power 32-bit Comparator." (2021).
- 27. Vallabhuni Vijay, Kancharapu Chaitanya, T. Sai Jaideep, D. Radha Krishna Koushik, B. Sai Venumadhav, Rajeev Ratna Vallabhuni, "Design of Optimum Multiplexer In Quantum-Dot Cellular Automata," International Conference on Innovative Computing, Intelligent Communication and Smart Electrical systems (ICSES -2021), Chennai, India, September 24-25, 2021.
- 28. S. Sushma, S. Swathi, V. Bindusree, Sri Indrani Kotamraju, A. Ashish Kumar, Vallabhuni Vijay, Rajeev Ratna Vallabhuni, "QCA Based Universal Shift Register using 2 to 1 Mux and D flip-flop," IEEE 2021 International Conference on Advances in Computing, Communication and Control (ICAC3'21) 7th Edition (3rd and 4th December 2021), Mumbai, Maharashtra, India, December 03-04, 2021, pp. 1-6.
- 29. M. Sreevani, S. Lakshmanachari, B. Manvitha, Y.J.N. Pravalika, T.Praveen,V.Vijay, Rajeev Ratna Vallabhuni, "Design of Carry Select Adder Using Logic Optimization Technique," IEEE 2021 International Conference on Advances in Computing, Communication and Control (ICAC3'21) 7th Edition (3rd and 4th December 2021), Mumbai, Maharashtra, India, December 03-04, 2021, pp. 1-6.
- 30. M. Saritha, Chelle Radhika, M. Narendra Reddy, M. lavanya, A. Karthik, Vallabhuni Vijay, Rajeev Ratna Vallabhuni, "Pipelined Distributive Arithmetic-based FIR Filter Using Carry Save and Ripple Carry Adder," Second IEEE International Conference on Communication, Computing and Industry 4.0 (C2I4-2021), Bengaluru, Karnataka, India, December 16-17, 2021, pp. 1-6.
- S. Swathi, S. Sushma, V. Bindusree, L Babitha, Sukesh Goud. K, S. Chinavenkateswarlu, V. Vijay, Rajeev Ratna Vallabhuni,

"Implementation of An Energy-Efficient Binary Square Rooter Using Reversible Logic By Applying The Non-Restoring Algorithm," Second IEEE International Conference on Communication, Computing and Industry 4.0 (C2I4-2021), Bengaluru, Karnataka, India, December 16-17, 2021, pp. 1-6.

- 32. Kiran, K. Uday, Gowtham Mamidisetti, Chandra shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "A PCCN-Based Centered Deep Learning Process for Segmentation of Spine and Heart: Image Deep Learning," In Handbook of Research on Technologies and Systems for E-Collaboration During Global Crises, pp. 15-26. IGI Global, 2022.
- 33. Vallabhuni Vijay, V.R. Seshagiri Rao, Kancharapu Chaitanya, S. China Venkateshwarlu, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, "High-Performance IIR Filter Implementation Using FPGA," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- 34. Jujavarapu Sravana, S.K. Hima Bindhu, K. Sharvani, P. Sai Preethi, Saptarshi Sanyal, Vallabhuni Vijay, Rajeev Ratna Vallabhuni, "Implementation of Spurious Power Suppression based Radix-4 Booth Multiplier using Parallel Prefix Adders," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-6.
- 35. Chandra Shaker Pittala, Vallabhuni Vijay, A. Usha Rani, R. Kameshwari, A. Manjula, D.Haritha, Rajeev Ratna Vallabhuni, "Design Structures Using Cell Interaction Based XOR in Quantum Dot Cellular Automata," 4th International Conference on Recent Trends in

Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-5.

- 36. S. China Venkateshwarlu, Mohammad khadir, V. Vijay, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, "Optimized Design of Power Efficient FIR Filter Using Modified Booth Multiplier," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- 37. G. Naveen, V.R Seshagiri Rao, Nirmala. N, Pavan kalvan. L, Vallabhuni Vijay, S. China Vallabhuni, Venkateswarlu, Rajeev Ratna "Design of High-Performance Full Adder Using 20nm CNTFET Technology," 4th International Conference on Recent Trends in Computer Technology (ICRTCST-2021), Science and Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- 38. Mohammad khadir, S. Shakthi, S. Lakshmanachari, Vallabhuni Vijay, S. China Venkateswarlu, P. Saritha, Rajeev Ratna Vallabhuni, "QCA Based Optimized Arithmetic Models," 4th International Conference on Recent Trends in Computer Science and Technology (ICRTCST-2021), Jamshedpur, India, February 11-12, 2022, pp. 1-5.
- 39. Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, "Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology," VLSI Architecture for Signal, Speech, and Image Processing, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.