

Analog to digital converter: Novel Methodology

NIDHAL ABDULAZIZ¹, S. AMIN², M. BILAL³

^{1,2,3}School of Computer Science, National College of Business Administration and Economics, Lahore 54660, Pakistan

Email: Nid.abd@ncbae.edu.pk¹, amin.s@ncbae.edu.pk², m.bilal@ncbae.edu.pk³

Received: 03.08.22, Revised: 07.09.22, Accepted: 10.10.22

ABSTRACT

nowadays, the modern microelectronics digital communication systems are using low power and efficient design for wide variety of applications in real world. Recent researchers focusing on amplifier circuits for increasing applications with novel designs; conventional method uses FinFET CMOS design, and other reconfigurable designs, which consumes much power on designing and to overcome the design complexity of existing work, the proposed optimal power reduction strategy is employed on the ADC lock-in amplifier. Here the two stage lock-in amplifier is constructed with gated clocking of DFF switching strategy to reduce the power consumption and to obtain better results than previous works. Virtext FPGA model of amplifier is designed with Xilinx ISE 14.2 tool. The design of lock-in Amplifier has both sensing stage and latch stage with better sampling periods of edge triggering state, which improves the performance. High speed FPGA with mixed signal processing application is capable for this design. Experimental results analyzed with the power, area and delay as major concern and switching state with clocking model determines the high speed design. By comparing with the previous work, the proposed work is designed to achieve better results.

Keywords: ADC; FPGA Virtex and gated clock; Lock-in Amplifier; Power reduction approach.

Introduction

Recent communication and measuring framework plans are expanding in intricacy as the most recent elite processors and DSPs empower new sign preparing methods. As framework prerequisites for speed and goal increment, more fit Analog-to-Digital Converters (ADCs) arise, and thus require better Analog Front Ends. Lock-in amplifier have been broadly utilized for estimating powerless signs in various fields, for example, Raman spectroscopy, nuclear power microscopy, multifunctional examining burrowing microscopy and sensors [1]. The estimation rule has a correlative demodulation with a similar frequency as the transporter sign to single out the segment of the sign at a particular reference of frequency and phase. Advanced lock-in amplifiers could be utilized in impedance estimation, which has at any point been executed by complementary metal oxide semiconductor (CMOS) innovation [2]. The electrical impedance spectroscopy (EIS) framework dependent on CMOS innovation, which had a 1mHz to 100 kHz recurrence range with a 2.65% average error [1]-[14]. Analog to digital converter circuit utilizes the sampling rate to trigger the digitalized converter. Nyquist sampling rate determines the sampling theorem of amplifier [3]. DSP scheme mimics a zero-intermediate-frequency analog down converter as found in Signal frequency designs, but this is not the only available approach [4]. Complex fast Fourier transforms (FFTs)

can be performed on the digitized signals that will yield similar and possibly more useful results [5]. A Bipolar input is significant on the grounds that at exceptionally low frequencies; here the AC coupling capacitors get tremendous and bipolar information can wipe out the coupling capacitor in low frequency tests [6]. The ADC information is put away straightforwardly in the processors with RAM disposing of the requirement for an outer FPGA and memory. The operation amps utilized are blend of Linear Technology, Burr-Brown and Analog Devices. Superior operation amps are a workmanship and here is one market that isn't so commoditized [7]. Every producer has one specialty that they dominate in, subsequently you need to purchase from all to get the best exhibition. LIA duplicates the sign with an unadulterated sine wave, gauges the single Fourier segment of the sign at the reference frequency [8].

Signal processing in device implementation consistently be sought after investigations endeavor to weak signal for getting better performance analysis [15]-[25]. For expanding the signal to extracted proportion of a boisterous sign, the most helpful exploratory procedure is lock-in amplifier discovery or stage delicate discovery [9]. The lock-in amplifier premise is compacting all the signalized data into a restricted transfer speed depends on frequency and enhance transmission capacity [10]. It truly relies upon knowing signal frequency range and stage having slender band signal data. The signals can

be distinguished within the sight of a lot of uncorrelated commotion when the frequency periods of wanted signals are known [11]. Lock-in amplifier is fundamentally a coordinated demodulator followed by a low-pass channel [12]. It intensifies just the part of the information signal at the reference signal recurrence, and channels out any remaining frequencies [13]. Major objective of this research work is to obtain the lesser power dissipation circuit and suitable for various real time application specific circuit. Research contributes to the various researchers by improving the availability of lock in amplifier with various detection and beam forming applications [14]-[18].

The lock-in amplifiers are exorbitant, huge in measurement, substantial and by no means reasonable for versatile instrumentation [19]-[21]. In this manner, coordinated lock-in intensifiers can give a few benefits contrasted with business lock-in amplifier. In this proposed work, the digital lock-in amplifier is designed to reduce the power dissipation by gated clocking technique with analysis of behavioral model. Here the gated clocking in DFF triggers the circuit of lock-in amplifier design [22]-[24]. In this, the power, area and delay is analyzed to get the better performance than existing approach [25]-[26].

Rest of this paper summarized as follows. Section II described the literature survey analysis. Section III presents the proposed working strategy with power optimized logic. Section IV described the experimental results of lock-in amplifier and discusses the performance parameter. Section V concluded the proposed work; finally, the future work applications are described.

Literature survey

Maximiliano O Sonnaillon, et al. (2008) has described the digital lock-in amplifier for random sampling approach with high frequency amplifier. A high-frequency LIA utilizes an arbitrary examining plan is designed and tried tentatively in this review. By utilizing this examining system, it is conceivable to measure, without associating impacts, intermittent signs of frequencies that are a few times higher than the Nyquist recurrence. Insightful and mathematical examinations that show the benefits and constraints of the proposed conspire are introduced. A high-recurrence computerized LIA execution is likewise depicted. The model greatest inspecting recurrence is 150 kHz, and its most extreme sign recurrence without associating is 2.5 MHz, restricted simply by the arbitrary testing time frame quantization [27]-[33].

An Hu, and Vamsy P C, (2010) has presented the CMOS circuit of lock-in amplifier with integrated logic of photo transistors in opto electronic applications. This depict the plan of optoelectronic lock-in amplifier for optical detecting and spectroscopy applications. The model is

created utilizing Taiwan Semiconductor Manufacturing Co. CMOS 0.35- μm innovation and utilizations a phototransistor cluster to change over the episode optical signs into electrical flows. The LIA is enhanced to be operational at 20-kHz balance frequency yet is operational in frequency range from 13 kHz to 25 kHz. The framework is tried with a light-emanating diode (LED) as the light source. The commotion and sign contortions are smothered with channels and a stage bolted circle (PLL) executed in the LIA. The yield dc voltage of the LIA is corresponding to the occurrence optical power [34]-[39].

Takashi S and Misato, (2012) has presented the lock-in amplifier. technique is to gauge the attractive hysteresis as an element of temperature. It depends on the otherworldly deterioration of polarization and estimation of various sounds utilizing the symphonious identification capacity of a lock-in enhancer. Applying this technique, an estimating arrangement of the BH circle was planned and manufactured. This framework gives spectra of attractive transition thickness B driven by an air conditioner attractive field h. The BH circles are reproduced from the spectra of the B. The spectra and BH circles were estimated for a NiZn ferrite toroid at different temperatures. At the point when the temperature increments from the room temperature, the higher music of the spectra increment. Moving toward the Curie temperature T_C from beneath, attractive misfortune and nonlinearity of the BH circles increment, and the circle shows the immersion just underneath Temperature .

Xiaotao Han, et al. (2012) has proposed the digital lock-in amplifier with magnet based measurement. estimation framework dependent on the Digital Lock-In (DLI) method has been created. A non-inductive reference resistor with high warm soundness is associated with the magnet in arrangement. Two reference signals are created basically. The voltages across the reference resistor and the magnet are utilized as estimation signals which are inspected simultaneously by the Analog-to-Digital Converter (ADC) and prepared with a DLI amplifier performance. The inductance and opposition of the magnet would then be able to be inferred by calculation. The Infinite Impulse Response (IIR) channel plan, estimation framework execution and blunder examination are depicted. The precision of the inductance estimation is superior to 0.01%.

Javier A, et al. (2014) has presented the square signal based Analog lock-in amplifier for noise reduction. Dual-phase lock-in amplifiers (LIAs) are designed to extract information from signals buried in high noise levels. In spite of their popularity, their use has been traditionally limited to input sinusoidal waves with symmetric power supplies. This paper presents an algorithm that enables single-supply analog LIAs to properly process input square waves. Formed by linear

equations, its computational implementation is much simpler than that of the traditional sinusoidal algorithm. Moreover, applied to battery-operated microcontrolled systems where square signals can be generated by the embedded microcontroller, it presents intrinsic advantages such as simplicity, versatility, and reduction in power and size [40]-[44].

Andrea De M, et al. (2016) has present another completely simple coordinated lock-in amplifier for the precise recognition and the estimation of little, moderate, and uproarious signs, run of the mill of sensors. The LIA incorporated circuit in a 0.35 μm standard CMOS innovation with low-voltage (1.8 V) low-power (2 mW) qualities, plays out a programmed arrangement of the general stage between the information and reference signals, both at power-ON of the framework and for any variety during its working time. Regardless of whether these sorts of amplifier work at a particular single working frequency has been upgraded to work, through a programmed recurrence tuning capacity, in one-decade recurrence variety range, set to [2.5–25 Hz], especially influenced by noise.

Giuseppe C G et al. (2017) has investigated the digital lock-in amplifier with FPGA implementation for adopting brain monitoring applications. Lock-in amplifier generally addresses an incredible strategy making a difference to improve execution in such conditions. In this work a digital LIA framework, in light of a Zynq FPGA has been planned and executed, in an endeavor to investigate. FPGA-based arrangement adaptability has been explored, with specific accentuation applied to computerized channel boundaries, required in the advanced LIA, and its effect on the last signal location and dismissal ability has been assessed. The acknowledged design was a blended between VHDL equipment modules and programming modules, running inside a chip.

Cheng Z, et al. (2020) has presented the FPGA design of digital lock in amplifier circuit with precision of frequency tracking in signal processing. Double stage lock-in amplifiers are intended to extricate data from signals covered in high commotion levels. Regardless

of their prominence, their utilization has been customarily restricted to enter sinusoidal waves with symmetric power. The single-supply simple LIAs to appropriately handle input square waves. Shaped by direct conditions, its computational execution is a lot more straightforward than that of the customary sinusoidal calculation. Also, applied to battery-worked microcontrolled frameworks where square signals can be created by the implanted microcontroller, it presents inherent benefits like straightforwardness, flexibility, and decrease in force and size.

Kaushal K and S A Akbar, (2020) has reviewed the LIA for portable sensor applications based interfacings. Here the LIA has been a significant adaptable estimation for extricating low-level signals in noise. Recent past, the significance of LIA has been acknowledged as a sensor interfacing stage and various compact executions focusing on detecting applications have been accounted for. This overviews LIA plan, usage and application as versatile sensor interfaces. The forward short of stage discovers paving the way to the best in class usage in different fields of utilization. Various plans and execution procedures for LIA have been arranged and presented according to the plan geographies. The principle classification being simple, computerized, FPGA and CMOS incorporation.

Proposed method

In this work, the proposed power optimized design of digital lock-in amplifier with ADC incorporations are designed and the power optimization uses the clock gating technique. This is applied on the DFF logic of ADC, LPF triggering states. Lock-in amplifiers are used to detect and measure very small AC signals down to a few nanovolts. Accurate measurements may be made even when the small signal is obscured by noise sources many thousands of times larger. Lock-in amplifiers use a technique known as phase-sensitive detection to single out the component of the signal at a specific reference frequency and phase. Noise signals, at frequencies other than the reference frequency, are rejected and it does not affect the measurement.




Fig 1. RTL schematic of Lock in amplifier working with ADC

The RTL schematic view of proposed power optimized design of digital lock-in amplifier is shown in figure1. The LIA requires a reference frequency to test the energized and fixed frequency and the lock-in recognizes the reaction from the test at the reference frequency. Lock-in amplifier creates reference signal generally by a stage PLL reference. A LPF with a low frequency decreases the noise. As such, the yield of the channel is a voltage relative to the adequacy of the info signal, while the harmonic is decreased by the coordinated demodulation activity.

The low pass filter eliminates the cut-off frequency components:

$$\cos(2\omega t + V_r + V_{ref}) = 0 \quad (1)$$

$$F_s = f_{ref} + Df \quad (2)$$

Major performance in digital lock-in amplifier uses the PLL, ADC, LPF and modulator block. The information stage comprises of a pre-enhancer and an addition stage. They pre-measure the input signal covered in commotion by intensifying it to a reasonable level for the demodulator. They likewise increment the sign at the ideal level.

A. Lock-in amplifier with ADC

The increased gain fluctuation of both the DAC and ADC performed on the Lock- in Amplifier. All discrete mixed signal processor in verilog utilizes some timescale to define the time units and goal for the discrete time reproduction. In this model, the module

is utilizing the delays inside the framework, thus legitimate activity of the module requires the time unit to be define. The operations of simple LIAs are generally reported. It comprises of the perusing of an mod-signal (V_r), which has a known frequency, and afterward it is multiplied by a reference signal (V_{ref}) of a similar frequency range. This reference might be either a square or a sine structure signal. Accordingly, this multi-measure of another signal (V_{rs}) of twofold frequency is gotten; and it is balanced by the read signal varieties.

The normal of this resultant signal value is identified with both phase shifting and amplitude variations of input signal.

$$V_r = K_{sig} \sin(\omega t + \theta_{sig}) \quad (3)$$

$$V_{ref} = K_{ref} \sin(\omega t + \theta_{ref}) \quad (4)$$

$$V_{rs} = V_r * V_{ref} \quad (5)$$

For this situation the time unit is 1-nanoseconds, with the goal that delay. Care ought to be taken to pick a timescale and goal for the task so the modules of amplifier determined with binary evaluation in Virtex implementation.

$$V_{ref}(t) = V_{ref} \quad 0 < t < n/2 \quad (6)$$

$$V_{ref}(t) = -V_{ref} \quad T/2 < t < n \quad (7)$$

The entirety of the past models in this part would as it were respond when information changed, so they would work with whatever timescale was fitting for the remainder of the framework.




Fig 2. Block diagram of lock-in amplifier

General flow blocking process of lock-in amplifier is shown in figure2. Here it combines operational amplifier and power amplifier performance triggering state. The reference channel gives the duplicated signal; this is generated by PLL and it can be utilized as a source of perspective channel. The demodulator is a full wave rectifier, which amends the information signal by utilizing the reference signal. At the point when the info signal and the reference signal have a same frequency, the demodulator yield has a DC segment corresponding to the information signal abundance and the cosine of the stage contrast between the signals. The change of the period of the reference signal is finished utilizing a reference channel. Consequently, a low-pass channel must be

added to the yield of the demodulator. A low-pass channel portrayed by a low profile off frequency is vital to decrease the noise superimposed on the DC signal.

B. Power reduction strategy

Gated clocking strategy for power reduction of VLSI circuit shows the better power optimal design. Here the lock-in amplifier with ADC performance utilized the clock gating technique to improve the performance by reducing the power dissipation. Clock gating in DFF is determined as follows. Here it takes the clock, reset, data and output changed based on the gated clock.

```

if reset = '0' then
output <= '0';
elsif (clock'event and clock = '1') then

```

```

if gate = '1' then
output <= data;
end if;
-----
if reset = '0' then
out <= '0'
elsif (clock'event and clock = '0') then
out <= '0';
elsif (output = '0' and clock = '1') then
out <= '0';
elsif (output = '1' and clock = '0') then
out <= '0';
elsif (output = '1' and clock = '1') then
output <= '1';
end if;

```

Information flags inside the identification transmission capacity set by the LPF consistent and bandwidth yield at a frequency references is given as $F = f_{sig} - f_{ref}$. Input noise with nearby reference frequency 'fref' shows up as commotion at the yield with a data transfer bandwidth of DC to the identification data transfer capacity by bandwidth identity. This mainly focused the measuring very small amplitude AC signals with low frequency performance by varying analysis of frequency.

By preferring frequency reference and input signal, the LPF improves the performance. The design of digital lock-in amplifier is implemented with virtex FPGA on Xilinx ISE and it is digitalized with signal variation as giving binary value to force function of amplifier. This

proposed optimal power of digital lock-in amplifier is applicable for various real time applications. The overall performance of lock-in amplifier with power, area and delay analysis is obtained.

Results and discussion

Thus the design of lock-in amplifier with digital performance and power optimal reduction strategy using clock gating in DFF is performed well. The design of amplifier analyses the performance of area, delay and power for getting better implementation results. Here the amplifier logic uses the ADC and modulator circuit. An Analog to Digital Converter is utilized to change over the read signal. Clearly, the changed over goal is identified with the application necessities or the ideal accuracy for the test. To make the convolution cycle, power optimized LIAs utilizes a digital multiplier rather than a simple one as opposed to the simple LIAs. The caught signal is increased each point in turn and passed to a channel module. Advanced multipliers are less expensive than simple multipliers, decreasing the expense of the computerized Lock being developed.

C. Area utilization

Area utilization depends on the slices, Flip Flops, latches, IOB, clocking, etc are the major factor to determine the area analysis of overall VLSI circuit. Table 1 shows the overall device utilization summary.

Table 1: Device utilization summary

Slice Logic Utilization	Used	Available	Utilization
Number of Slice Registers	1,924	54,576	3%
Number of Slice LUTs	6,847	27,288	25%
Number used as logic	6,275	27,288	22%
Number used as Memory	415	6,408	6%
Number of occupied Slices	2,140	6,822	31%
Number of MUXCYs used	6,152	13,644	45%
Number with an unused Flip Flop	5,788	7,599	76%
Number with an unused LUT	752	7,599	9%
No of fully used LUT-FF pairs	1,059	7,599	13%
No. of slice register sites lost to control set restrictions	412	54,576	1%
Number of bonded IOBs	9	218	4%
Number of LOCed IOBs	9	9	100%
Number of RAMB16BWERS	95	116	81%
Number of RAMB8BWERS	1	232	1%
No. of BUFIO2FB/BUFIO2FB_2CLKs	1	32	3%
Number of BUFG/BUFGMUXs	6	16	37%
Number of ILOGIC2/ISERDES2s	2	376	1%
Number of OLOGIC2/OSERDES2s	3	376	1%
Number of BSCANs	1	4	25%
Number of DSP48A1s	8	58	13%
Number of PLL_ADVs	1	4	25%

D. Power utilization

Clocking gating technique is applied to reduce the power dissipation of proposed digital lock-in amplifier. The power analysis of voltage and current flow of

circuit improves the analysis of amplifier. The power optimal power reduction strategy is applied on the DFF triggering state of amplifier. XPower analyzer in Xilinx ISE is shown in the figure3.




Fig 3. Power report in Xilinx XPower analyzer

E. Delay report

Minimum period: 108.665ns (Maximum Frequency: 9.203MHz)

Minimum input arrival time before clock: 6.690ns
 Maximum output required time after clock: 6.098ns
 Clock period: 7.745ns (frequency: 129.122MHz)




Fig 4. Initial state of amplifier implementation with clock0




Fig 5. Lock-in amplifier performance of digitalized state

Locks in amplifier variations are taken by digital (binary) values and it uses the major block of PLL, LPF and ADC. Figure 4 and 5 shows the overall analysis of digital lock-in amplifier performances. The analyzed

results shows appropriate conduct of lock-in amplifier with ADC implementation and it exhibit relevant to various types of analyses at low frequencies. Because of the sort of power optimal utilized for its turn of

events. Low-frequency application requires identifying adequacy of a regulated signal with least expense and less power utilization. Thus the designing state shows the better variation and optimal power reduction by clock gating is achieved.

Conclusion and future scope

Thus it concluded that, the power optimal lock-in amplifier with ADC logic is designed to obtain the better performance. Here the digitalized logic of lock-in amplifier is used on the various real time applications and it is performed with digital varying logic to get the better performance. Here the analog to digital converter circuit and PLL performed when it gets the logical analysis of clocking strategy to trigger the logic. Specific frequency variation in clocking cycle determines the amplification efficiency. This is applicable to recover the noise state results from given input. This type of VLSI logic determines the removes the half, low frequency and specific sampling frequency signals. Lock-in amplifier performs the detection, demodulation and amplification state of performance for various real time applications. In future, the work may extended with the various comparative analysis of noise reduction strategy and it is designed to applicable for real time application specific design.

References

1. Andrea De Marcellis; Giuseppe Ferri; Arnaldo D'Amico, "One-Decade Frequency Range, In-Phase Auto-Aligned 1.8 V 2 mW Fully Analog CMOS Integrated Lock-In Amplifier for Small/Noisy Signal Detection," *IEEE Sensors Journal*, Vol. 16, Issue: 14, 5690 - 5701, July15.
2. Dr. S. Selvakamani, Mr. Rajeev Ratna Vallabhuni, Ms. B. Usha Rani, Ms. A. Praneetha, Dr. Urlam Deves Prasan, Dr. Gali Nageswara Rao, Ms. Keerthika. K, Dr. Tarun Kumar, Dr. R. Senthil Kumaran, Mr. Prabakaran.D, "A Novel Global Secure Management System with Smart Card for IoT and Cloud Computing," *The Patent Office Journal* No. 06/2021, India. International classification: H04L29/08. Application No. 202141000635 A.
3. Nalajala Lakshman Pratap, Rajeev Ratna Vallabhuni, K. Ramesh Babu, K. Sravani, Bhagyanagar Krishna Kumar, Angothu Srikanth, Pijush Dutta, Swarajya Lakshmi V Papineni, Nupur Biswas, K.V.S.N.Sai Krishna Mohan, "A Novel Method of Effective Sentiment Analysis System by Improved Relevance Vector Machine," *Australian Patent AU 2020104414*. 31 Dec. 2020
4. S.V.S Prasad, Chandra Shaker Pittala, V. Vijay, and Rajeev Ratna Vallabhuni, "Complex Filter Design for Bluetooth Receiver Application," In 2021 6th International Conference on Communication and Electronics Systems (ICCES), Coimbatore, India, July 8-10, 2021, pp. 442-446.
5. Chandra Shaker Pittala, J. Sravana, G. Ajitha, P. Saritha, Mohammad Khadir, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Novel Methodology to Validate DUTs Using Single Access Structure," 5th International Conference on Electronics, Materials Engineering and Nano-Technology (IEMENTech 2021), Kolkata, India, September 24-25, 2021, pp. 1-5.
6. Chandra Shaker Pittala, M. Lavanya, V. Vijay, Y.V.J.C. Reddy, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Energy Efficient Decoder Circuit Using Source Biasing Technique in CNTFET Technology," 2021 Devices for Integrated Circuit (DevIC), Kalyani, India, May 19-20, 2021, pp. 610-615.
7. Chandra Shaker Pittala, M. Lavanya, M. Saritha, V. Vijay, S. China Venkateswarlu, Rajeev Ratna Vallabhuni, "Biasing Techniques: Validation of 3 to 8 Decoder Modules Using 18nm FinFET Nodes," 2021 2nd International Conference for Emerging Technology (INCET), Belagavi, India, May 21-23, 2021, pp. 1-4.
8. V. Siva Nagaraju, Rapaka Anusha, and Rajeev Ratna Vallabhuni, "A Hybrid PAPR Reduction Technique in OFDM Systems," 2020 IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE), Bhubaneswar, India, 26-27 Dec. 2020, pp. 364-367.
9. V. Siva Nagaraju, P. Ashok babu, B. Sadgurbabu, and Rajeev Ratna Vallabhuni, "Design and Implementation of Low power FinFET based Compressor," 2021 3rd International Conference on Signal Processing and Communication (ICSPSC), Coimbatore, India, 13-14 May 2021, pp. 532-536.
10. P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "Speech Emotion Recognition System With Librosa," 2021 10th IEEE International Conference on Communication Systems and Network Technologies (CSNT), Bhopal, India, 18-19 June 2021, pp. 421-424.
11. P. Ashok Babu, V. Siva Nagaraju, and Rajeev Ratna Vallabhuni, "8-Bit Carry Look Ahead Adder Using MGDI Technique," *IoT and Analytics for Sensor Networks*, Springer, Singapore, 2022, pp. 243-253.
12. P. Ashok Babu, V. Siva Nagaraju, Ramya Mariserla, and Rajeev Ratna Vallabhuni, "Realization of 8 x 4 Barrel shifter with 4-bit binary to Gray converter using FinFET for Low Power Digital Applications," *Journal of Physics: Conference Series*, vol. 1714, no. 1, p. 012028. IOP Publishing. doi:10.1088/1742-6596/1714/1/012028
13. Vallabhuni Vijay, C. V. Sai Kumar Reddy, Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, M. Saritha, M. Lavanya, S. China Venkateswarlu and M. Sreevani, "ECG Performance Validation Using Operational Transconductance Amplifier with Bias Current," *International Journal of System*

- Assurance Engineering and Management, vol. 12, iss. 6, 2021, pp. 1173-1179.
14. Vallabhuni, Rajeev Ratna, M. Saritha, Sruthi Chikkapally, Vallabhuni Vijay, Chandra Shaker Pittala, and Sadulla Shaik, "Universal Shift Register Designed at Low Supply Voltages in 15 nm CNTFET Using Multiplexer," In International Conference on Emerging Applications of Information Technology, pp. 597-605. Springer, Singapore, 2021.
 15. B. M. S. Rani, Vallabhuni Rajeev Ratna, V. Prasanna Srinivasan, S. Thenmalar, and R. Kanimozhi, "Disease prediction based retinal segmentation using bi-directional ConvLSTM-Net," Journal of Ambient Intelligence and Humanized Computing, 2021, pp. 1-10. <https://doi.org/10.1007/s12652-021-03017-y>
 16. Rajeev Ratna Vallabhuni, A. Karthik, CH. V. Sai Kumar, B. Varun, P. Veerendra, and Srisailam Nayak, "Comparative Analysis of 8-Bit Manchester Carry Chain Adder Using FinFET at 18nm Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1579-1583, doi: 10.1109/ICISS49785.2020.9316061.
 17. R. R. Vallabhuni, P. Shruthi, G. Kavya and S. Siri Chandana, "6Transistor SRAM Cell designed using 18nm FinFET Technology," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 1584-1589, doi: 10.1109/ICISS49785.2020.9315929.
 18. Vallabhuni Rajeev Ratna, M. Saritha, Saipreethi. N, V. Vijay, P. Chandra Shaker, M. Divya, and Shaik Sadulla, "High Speed Energy Efficient Multiplier Using 20nm FinFET Technology," Proceedings of the International Conference on IoT Based Control Networks and Intelligent Systems (ICICNIS 2020), Palai, India, December 10-11, 2020, pp. 434-443. Available at SSRN: <https://ssrn.com/abstract=3769235> or <http://dx.doi.org/10.2139/ssrn.3769235>
 19. Rajeev Ratna Vallabhuni, S. Lakshmanachari, G. Avanthi, and Vallabhuni Vijay, "Smart Cart Shopping System with an RFID Interface for Human Assistance," 2020 3rd International Conference on Intelligent Sustainable Systems (ICISS), Thoothukudi, India, 2020, pp. 165-169, doi: 10.1109/ICISS49785.2020.9316102.
 20. Saritha, M., Kancharapu Chaitanya, Vallabhuni Vijay, Adam Aishwarya, Hasmitha Yadav, and G. Durga Prasad, "Adaptive And Recursive Vedic Karatsuba Multiplier Using Non Linear Carry Select Adder," Journal of VLSI circuits and systems, vol. 4, no. 2, 2022, pp. 22-29.
 21. Vijay, Vallabhuni, Kancharapu Chaitanya, Chandra Shaker Pittala, S. Susri Susmitha, J. Tanusha, S. China Venkateswarlu, and Rajeev Ratna Vallabhuni, "Physically Unclonable Functions Using Two-Level Finite State Machine," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 33-41.
 22. Vijay, Vallabhuni, M. Sreevani, E. Mani Rekha, K. Moses, Chandra S. Pittala, KA Sadulla Shaik, C. Koteshwaramma, R. Jashwanth Sai, and Rajeev R. Vallabhuni, "A Review On N-Bit Ripple-Carry Adder, Carry-Select Adder And Carry-Skip Adder," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 27-32.
 23. Vijay, Vallabhuni, Chandra S. Pittala, A. Usha Rani, Sadulla Shaik, M. V. Saranya, B. Vinod Kumar, RES Praveen Kumar, and Rajeev R. Vallabhuni, "Implementation of Fundamental Modules Using Quantum Dot Cellular Automata," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 12-19.
 24. Vijay, Vallabhuni, Chandra S. Pittala, K. C. Koteshwaramma, A. Sadulla Shaik, Kancharapu Chaitanya, Shiva G. Birru, Soma R. Medapalli, and Varun R. Thoranala, "Design of Unbalanced Ternary Logic Gates and Arithmetic Circuits," Journal of VLSI circuits and systems, vol. 4, no. 01, 2022, pp. 20-26.
 25. Chandra Shaker Pittala, Rajeev Ratna Vallabhuni, Vallabhuni Vijay, Usha Rani Anam, Kancharapu Chaitanya, "Numerical analysis of various plasmonic MIM/MDM slot waveguide structures," International Journal of System Assurance Engineering and Management, 2022.
 26. M. Saritha, M. Lavanya, G. Ajitha, Mulinti Narendra Reddy, P. Annapurna, M. Sreevani, S. Swathi, S. Sushma, Vallabhuni Vijay, "A VLSI design of clock gated technique based ADC lock-in amplifier," International Journal of System Assurance Engineering and Management, 2022, pp. 1-8. <https://doi.org/10.1007/s13198-022-01747-6>
 27. Chandra Shaker Pittala, Vallabhuni Vijay, B. Naresh Kumar Reddy, "1-Bit FinFET Carry Cells for Low Voltage High-Speed Digital Signal Processing Applications," Silicon, 2022. <https://doi.org/10.1007/s12633-022-02016-8>.
 28. Vallabhuni Vijay, Kancharapu Chaitanya, T. Sai Jaideep, D. Radha Krishna Koushik, B. Sai Venumadhav, Rajeev Ratna Vallabhuni, "Design of Optimum Multiplexer In Quantum-Dot Cellular Automata," International Conference on Innovative Computing, Intelligent Communication and Smart Electrical systems (ICSES -2021), Chennai, India, September 24-25, 2021.
 29. S. China Venkateswarlu, N. Uday Kumar, D. Veeraswamy, and Vallabhuni Vijay, "Speech Intelligibility Quality in Telugu Speech Patterns Using a Wavelet-Based Hybrid Threshold Transform Method," International Conference on Intelligent Systems & Sustainable Computing (ICISSC 2021), Hyderabad, India, September 24-25, 2021.
 30. Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Pratibha, "Low power based optimal design for

- FPGA implemented VMFU with equipped SPST technique,” National Conference on Emerging Trends in Engineering Application (NCETEA-2011), India, June 18, 2011, pp. 224-227.
31. S. China Venkateswarlu, Ch. Sashi Kiran, R.V. Santhosh Nayan, Vijay Vallabhuni, P. Ashok Babu, V. Siva Nagaraju, “Artificial Intelligence Based Smart Home Automation System Using Internet of Things,” The Patent Office Journal No. 09/2021, India. Application No. 202041057023 A.
 32. Bandi Mary Sowbhagya Rani, Vasumathi Devi Majety, Chandra Shaker Pittala, Vallabhuni Vijay, Kanumalli Satya Sandeep, Siripuri Kiran, “Road Identification Through Efficient Edge Segmentation Based on Morphological Operations,” *Traitement du Signal*, vol. 38, no. 5, Oct. 2021, pp. 1503-1508.
 33. Ch. Srivalli, S. Niranjan reddy, V. Vijay, J. Prathiba, “Optimal design of VLSI implemented Viterbi decoding,” National conference on Recent Advances in Communications & Energy Systems, (RACES-2011), Vadlamudi, India, December 5, 2011, pp. 67-71.
 34. Katikala Hima Bindu, Sadulla Shaik, V. Vijay, “FINFET Technology in Biomedical-Cochlear Implant Application,” International Web Conference on Innovations in Communication and Computing, ICICC '20, India, October 5, 2020.
 35. Rajeev Ratna Vallabhuni, J. Sravana, M. Saikumar, M. Sai Sriharsha, and D. Roja Rani, “An advanced computing architecture for binary to thermometer decoder using 18nm FinFET,” 2020 Third International Conference on Smart Systems and Inventive Technology (ICSSIT), Tirunelveli, India, 20-22 August, 2020, pp. 510-515.
 36. Rajeev Ratna Vallabhuni, K.C. Koteswaramma, B. Sadgurbabu, and Gowthamireddy A, “Comparative Validation of SRAM Cells Designed using 18nm FinFET for Memory Storing Applications,” Proceedings of the 2nd International Conference on IoT, Social, Mobile, Analytics & Cloud in Computational Vision & Bio-Engineering (ISMAC-CVB 2020), 2020, pp. 1-10.
 37. Rajeev Ratna Vallabhuni, Jujavarapu Sravana, Chandra Shaker Pittala, Mikkili Divya, B.M.S.Rani, and Vallabhuni Vijay, “Universal Shift Register Designed at Low Supply Voltages in 20nm FinFET Using Multiplexer,” In *Intelligent Sustainable Systems*, pp. 203-212. Springer, Singapore, 2022.
 38. P. Chandra Shaker, V. Parameswaran, M. Srikanth, V. Vijay, V. Siva Nagaraju, S.C. Venkateswarlu, Sadulla Shaik, and Vallabhuni Rajeev Ratna, “Realization and Comparative analysis of Thermometer code based 4-Bit Encoder using 18nm FinFET Technology for Analog to Digital Converters,” In: Reddy V.S., Prasad V.K., Wang J., Reddy K.T.V. (eds) *Soft Computing and Signal Processing. Advances in Intelligent Systems and Computing*, vol 1325. Springer, Singapore. https://doi.org/10.1007/978-981-33-6912-2_50
 39. Rajeev Ratna Vallabhuni, G. Yamini, T. Vinitha, and S. Sanath Reddy, “Performance analysis: D-Latch modules designed using 18nm FinFET Technology,” 2020 International Conference on Smart Electronics and Communication (ICOSEC), Tholurpatti, India, 10-12, September 2020, pp. 1171-1176.
 40. Rani, B.M.S, Divyasree Mikkili, Rajeev Ratna Vallabhuni, Chandra Shaker Pittala, Vijay Vallabhuni, Suneetha Bobbillapati, and Bhavani Naga Prasanna, H., “Retinal Vascular Disease Detection from Retinal Fundus Images Using Machine Learning,” Australian Patent AU 2020101450. 12 Aug. 2020.
 41. Rajeev Ratna Vallabhuni, D.V.L. Sravya, M. Sree Shalini, and G. Uma Maheshwararao, “Design of Comparator using 18nm FinFET Technology for Analog to Digital Converters,” 2020 7th International Conference on Smart Structures and Systems (ICSSS), Chennai, India, 23-24 July, 2020, pp. 318-323.
 42. V. Vijay, J. Prathiba, S. Niranjan Reddy, V. Raghavendra Rao, “Energy efficient CMOS Full-Adder Designed with TSMC 0.18 μ m Technology,” International Conference on Technology and Management (ICTM-2011), Hyderabad, India, June 8-10, 2011, pp. 356-361.
 43. Vallabhuni Vijay, Pittala Chandra shekar, Shaik Sadulla, Putta Manoja, Rallabhandy Abhinaya, Merugu rachana, and Nakka nikhil, “Design and performance evaluation of energy efficient 8-bit ALU at ultra low supply voltages using FinFET with 20nm Technology,” *VLSI Architecture for Signal, Speech, and Image Processing*, edited by Durgesh Nandan, Basant Kumar Mohanty, Sanjeev Kumar, Rajeev Kumar Arya, CRC press, 2021.
 44. Vallabhuni Vijay, and Avireni Srinivasulu, “A Novel Square Wave Generator Using Second Generation Differential Current Conveyor,” *Arabian Journal for Science and Engineering*, vol. 42, iss. 12, 2017, pp. 4983-4990.